HFT CORE SYSTEMS

Phase gate: data-oriented redesign

Lesson 20 of 96Phase 02: CPU and memory systems
Video lesson coming soon

The written objectives and hands-on lab are available now.

cppvalley on YouTube ↗

Learning objectives

What you should understand

  1. Redesign a workload around access pattern and ownership
  2. Validate locality with counters and disassembly
  3. Quantify speed, memory and complexity trade-offs

Lab

Hands-on exercise

Transform an allocation-heavy structure into a locality-aware design.

Deliverable

Evidence of completion

A before/after evidence pack with layout rationale and limitations.

Prerequisite
EP 19

Phase 02

CPU and memory systems

Full curriculum