Learning objectives
What you should understand
- Trace cache-line state transitions between cores
- Separate coherence traffic from atomic ordering
- Explain why shared writes become expensive
Lab
Hands-on exercise
Measure one-writer and two-writer access to the same cache line.
Deliverable
Evidence of completion
A state-transition explanation tied to a measured scaling result.
- Prerequisite
- EP 09