cppvalleyC++ · Systems · Low Latency · HFT
HFT Core Systems

HFT CORE SYSTEMS

SPSC ring buffer from invariants first

Lesson 61 of 96Phase 06: Concurrency and lock-free engineering
Video lesson coming soon

The written objectives and hands-on lab are available now.

cppvalley on YouTube ↗

Learning objectives

What you should understand

  1. Define ownership of slots and indices
  2. Derive acquire/release from queue invariants
  3. Handle wraparound and full/empty states safely

Lab

Hands-on exercise

Implement a bounded SPSC queue with cache-line-aware indices.

Deliverable

Evidence of completion

A queue library with invariant notes, stress tests and latency histogram.

Prerequisite
EP 60

Phase 06

Concurrency and lock-free engineering

Full curriculum
57The C++ memory model and data-race freedom58Sequential consistency and total order59Acquire/release publication60Relaxed atomics, counters, and misconceptions61SPSC ring buffer from invariants first62Bounded MPMC queues and sequence numbers63Michael–Scott queue and linked-node trade-offs64Spinlocks, atomic_wait, futexes, and backoff65ABA: mechanism, not slogan66Hazard pointers and safe reclamation67Epoch reclamation and user-space RCU68Phase gate: queue library and concurrency defense